logo
logo
Search
left chevron
Up ChevronDown Chevron
right chevron

CY37128P100-100AXC

Manufacturer

Infineon

Description

CPLD Ultra37000 Family 3.8K Gates 128 Macro Cells 100MHz 5V 100-Pin TQFP Tray

Datasheet

download datasheetDownload

Product Attributes

Type

Case/Package

China RoHS

Clock Rate

Frequency

Height - Seated (Max)

Lead Free

Length

Lifecycle Status

Max Frequency

Max Operating Temperature

Max Supply Current

Max Supply Voltage

Memory Type

Min Operating Temperature

Min Supply Voltage

Mount

Number of Gates

Number of I/Os

Number of Logic Blocks (LABs)

Number of Logic Elements/Cells

Number of Macrocells

Number of Pins

Number of Programmable I/O

Number of Terminals

Operating Supply Voltage

Propagation Delay

REACH SVHC

RoHS

Schedule B

Terminal Pitch

Turn-On Delay Time

Width

Description

TQFP

Compliant

80 MHz

100 MHz

1.6 mm

Lead Free

14 mm

Obsolete (Last Updated: 8 months ago)

100 MHz

70 °C

10 µA

5.25 V

EEPROM

0 °C

4.75 V

Surface Mount

3800

69

8

8

128

100

69

100

5 V

12 ns

No

Compliant

8542390000, 8542390000|8542390000|8542390000|8542390000|8542390000

500 µm

12 ns

14 mm

Out of Stock


Quantity

MOQ : 1

Minimum Qty : 1

decrement quantity
increment quantity

Per Unit Price

₹1184.51

Total Price

₹1184.51


delivery

Ships in 7-10 days from Bengaluru

Add to List

Quantity

Unit Price

Ext. Price

1

1184.51

1184.51

10

1006.46

10064.63

25

1006.46

25161.59

50

1006.46

50323.16

100

909.22

90922.22

500

909.22

454611.12

1000

909.22

909222.25

Product Attributes

Type

Case/Package

China RoHS

Clock Rate

Frequency

Height - Seated (Max)

Lead Free

Length

Lifecycle Status

Max Frequency

Max Operating Temperature

Max Supply Current

Max Supply Voltage

Memory Type

Min Operating Temperature

Min Supply Voltage

Mount

Number of Gates

Number of I/Os

Number of Logic Blocks (LABs)

Number of Logic Elements/Cells

Number of Macrocells

Number of Pins

Number of Programmable I/O

Number of Terminals

Operating Supply Voltage

Propagation Delay

REACH SVHC

RoHS

Schedule B

Terminal Pitch

Turn-On Delay Time

Width

Description

TQFP

Compliant

80 MHz

100 MHz

1.6 mm

Lead Free

14 mm

Obsolete (Last Updated: 8 months ago)

100 MHz

70 °C

10 µA

5.25 V

EEPROM

0 °C

4.75 V

Surface Mount

3800

69

8

8

128

100

69

100

5 V

12 ns

No

Compliant

8542390000, 8542390000|8542390000|8542390000|8542390000|8542390000

500 µm

12 ns

14 mm

Other Parts in the same category

5M1270ZT144I5N

5M1270ZT144I5N

CPLD MAX V Family 980 Macro Cells 201.1MHz 1.8V 144-Pin TQFP

XC2C64A-7VQG100C

XC2C64A-7VQG100C

CPLD CoolRunner -II Family 1.5K Gates 64 Macro Cells 159MHz 0.18um (CMOS) Technology 1.8V 100-Pin VTQFP

XC2C256-7VQG100C

XC2C256-7VQG100C

Xilinx - XC2C256-7VQG100C.. - Cpld, Coolrunner-ii, 256MCELL, 100VQFP

EPM240T100C5N

EPM240T100C5N

CPLD MAX II Family 192 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP

XC9572XL-5VQ44C

XC9572XL-5VQ44C

CPLD XC9500XL Family 1.6K Gates 72 Macro Cells 178.6MHz 0.35um Technology 3.3V 44-Pin VTQFP

XCR3128XL-7VQ100C

XCR3128XL-7VQ100C

CPLD CoolRunner XPLA3 Family 3K Gates 128 Macro Cells 119MHz 0.35um (CMOS) Technology 3.3V 100-Pin VTQFP

orange wave graphic

prototype to production:
With you at every step

From initial concept to final product, we ensure seamless support at every stage of your manufacturing journey.

orange wave graphic