logo
logo
Search
left chevron
Up ChevronDown Chevron
right chevron

EPM7128SLI84-10N

Manufacturer

Intel / Altera

Description

CPLD MAX 7000 Family 2.5K Gates 128 Macro Cells 100MHz CMOS Technology 5V 84-Pin PLCC Tray

Datasheet

download datasheetDownload

Product Attributes

Type

Case/Package

China RoHS

Clock Rate

Frequency

Height - Seated (Max)

Lead Free

Length

Lifecycle Status

Max Frequency

Max Operating Temperature

Max Supply Voltage

Memory Type

Min Operating Temperature

Min Supply Voltage

Mount

Number of Gates

Number of I/Os

Number of Logic Blocks (LABs)

Number of Logic Elements/Cells

Number of Macrocells

Number of Pins

Number of Programmable I/O

Number of Terminals

Operating Supply Voltage

Propagation Delay

REACH SVHC

RoHS

Schedule B

Speed Grade

Terminal Pitch

Turn-On Delay Time

Width

Description

PLCC

Compliant

125 MHz

125 MHz

5.08 mm

Lead Free

29.3116 mm

Obsolete (Last Updated: 8 months ago)

147.1 MHz

85 °C

5.5 V

EEPROM

-40 °C

4.5 V

Surface Mount

2500

68

8

8

128

84

68

84

5 V

10 ns

Yes

Compliant

8542390000, 8542390000|8542390000|8542390000|8542390000|8542390000

10

1.27 mm

10 ns

29.3116 mm

Out of Stock


Quantity

MOQ : 1

Minimum Qty : 1

decrement quantity
increment quantity

Per Unit Price

₹5167.21

Total Price

₹5167.21


delivery

Ships in 7-10 days from Bengaluru

Add to List

Quantity

Unit Price

Ext. Price

1

5167.21

5167.21

10

4433.30

44333.01

25

4196.09

104902.35

50

4022.35

201117.53

100

4022.35

402235.06

500

4022.35

2011175.34

1000

4022.35

4022350.68

Product Attributes

Type

Case/Package

China RoHS

Clock Rate

Frequency

Height - Seated (Max)

Lead Free

Length

Lifecycle Status

Max Frequency

Max Operating Temperature

Max Supply Voltage

Memory Type

Min Operating Temperature

Min Supply Voltage

Mount

Number of Gates

Number of I/Os

Number of Logic Blocks (LABs)

Number of Logic Elements/Cells

Number of Macrocells

Number of Pins

Number of Programmable I/O

Number of Terminals

Operating Supply Voltage

Propagation Delay

REACH SVHC

RoHS

Schedule B

Speed Grade

Terminal Pitch

Turn-On Delay Time

Width

Description

PLCC

Compliant

125 MHz

125 MHz

5.08 mm

Lead Free

29.3116 mm

Obsolete (Last Updated: 8 months ago)

147.1 MHz

85 °C

5.5 V

EEPROM

-40 °C

4.5 V

Surface Mount

2500

68

8

8

128

84

68

84

5 V

10 ns

Yes

Compliant

8542390000, 8542390000|8542390000|8542390000|8542390000|8542390000

10

1.27 mm

10 ns

29.3116 mm

Other Parts in the same category

5M1270ZT144I5N

5M1270ZT144I5N

CPLD MAX V Family 980 Macro Cells 201.1MHz 1.8V 144-Pin TQFP

XC2C64A-7VQG100C

XC2C64A-7VQG100C

CPLD CoolRunner -II Family 1.5K Gates 64 Macro Cells 159MHz 0.18um (CMOS) Technology 1.8V 100-Pin VTQFP

XC2C256-7VQG100C

XC2C256-7VQG100C

Xilinx - XC2C256-7VQG100C.. - Cpld, Coolrunner-ii, 256MCELL, 100VQFP

EPM240T100C5N

EPM240T100C5N

CPLD MAX II Family 192 Macro Cells 201.1MHz 0.18um Technology 2.5V/3.3V 100-Pin TQFP

XC9572XL-5VQ44C

XC9572XL-5VQ44C

CPLD XC9500XL Family 1.6K Gates 72 Macro Cells 178.6MHz 0.35um Technology 3.3V 44-Pin VTQFP

XCR3128XL-7VQ100C

XCR3128XL-7VQ100C

CPLD CoolRunner XPLA3 Family 3K Gates 128 Macro Cells 119MHz 0.35um (CMOS) Technology 3.3V 100-Pin VTQFP

orange wave graphic

prototype to production:
With you at every step

From initial concept to final product, we ensure seamless support at every stage of your manufacturing journey.

orange wave graphic