Manufacturer
Intel / Altera
Description
CPLD MAX 7000A Family 10K Gates 512 Macro Cells 116.3MHz 3.3V 144-Pin TQFP Tray
Datasheet
Type
Case/Package
China RoHS
Clock Rate
Frequency
Height - Seated (Max)
Length
Lifecycle Status
Max Frequency
Max Operating Temperature
Max Supply Voltage
Memory Type
Min Operating Temperature
Min Supply Voltage
Mount
Number of Gates
Number of I/Os
Number of Logic Blocks (LABs)
Number of Logic Elements/Cells
Number of Macrocells
Number of Pins
Number of Programmable I/O
Number of Terminals
Operating Supply Voltage
Propagation Delay
Radiation Hardening
REACH SVHC
RoHS
Terminal Pitch
Turn-On Delay Time
Width
Description
TQFP
Compliant
116.3 MHz
166.67 MHz
1.6 mm
20 mm
Obsolete (Last Updated: 8 months ago)
116.3 MHz
70 °C
3.6 V
EEPROM
0 °C
3 V
Surface Mount
10000
120
32
32
512
144
36
144
3.3 V
7.5 ns
No
Yes
Compliant
500 µm
7.5 ns
20 mm
MOQ : Unavailable
Minimum Qty : Unavailable
Per Unit Price
Unavailable
Total Price
Unavailable
Ships in 7-10 days from Bengaluru
Type
Case/Package
China RoHS
Clock Rate
Frequency
Height - Seated (Max)
Length
Lifecycle Status
Max Frequency
Max Operating Temperature
Max Supply Voltage
Memory Type
Min Operating Temperature
Min Supply Voltage
Mount
Number of Gates
Number of I/Os
Number of Logic Blocks (LABs)
Number of Logic Elements/Cells
Number of Macrocells
Number of Pins
Number of Programmable I/O
Number of Terminals
Operating Supply Voltage
Propagation Delay
Radiation Hardening
REACH SVHC
RoHS
Terminal Pitch
Turn-On Delay Time
Width
Description
TQFP
Compliant
116.3 MHz
166.67 MHz
1.6 mm
20 mm
Obsolete (Last Updated: 8 months ago)
116.3 MHz
70 °C
3.6 V
EEPROM
0 °C
3 V
Surface Mount
10000
120
32
32
512
144
36
144
3.3 V
7.5 ns
No
Yes
Compliant
500 µm
7.5 ns
20 mm
From initial concept to final product, we ensure seamless support at every stage of your manufacturing journey.