No Image Found
Manufacturer
Lattice Semiconductor
Description
CPLD MACH 5 Family 10K Gates 256 Macro Cells 66.7MHz/100MHz 3.3V 144-Pin TQFP Tray
Datasheet
Type
Case/Package
China RoHS
Clock Rate
Height - Seated (Max)
Length
Lifecycle Status
Max Frequency
Max Operating Temperature
Max Supply Voltage
Memory Type
Min Operating Temperature
Min Supply Voltage
Mount
Number of Gates
Number of I/Os
Number of Macrocells
Number of Pins
Number of Programmable I/O
Number of Terminals
Operating Supply Voltage
Propagation Delay
Radiation Hardening
REACH SVHC
RoHS
Schedule B
Terminal Pitch
Width
Description
TQFP
Non-Compliant
58.8 MHz, 83.3 MHz
1.6 mm
20 mm
Obsolete (Last Updated: 8 months ago)
83.3 MHz
85 °C
3.6 V
EEPROM
-40 °C
3 V
Surface Mount
10000
104
256
144
208
144
3.3 V
10 ns
No
No
Non-Compliant
8542390000, 8542390000|8542390000|8542390000|8542390000|8542390000
500 µm
20 mm
MOQ : Unavailable
Minimum Qty : Unavailable
Per Unit Price
Unavailable
Total Price
Unavailable
Ships in 7-10 days from Bengaluru
Type
Case/Package
China RoHS
Clock Rate
Height - Seated (Max)
Length
Lifecycle Status
Max Frequency
Max Operating Temperature
Max Supply Voltage
Memory Type
Min Operating Temperature
Min Supply Voltage
Mount
Number of Gates
Number of I/Os
Number of Macrocells
Number of Pins
Number of Programmable I/O
Number of Terminals
Operating Supply Voltage
Propagation Delay
Radiation Hardening
REACH SVHC
RoHS
Schedule B
Terminal Pitch
Width
Description
TQFP
Non-Compliant
58.8 MHz, 83.3 MHz
1.6 mm
20 mm
Obsolete (Last Updated: 8 months ago)
83.3 MHz
85 °C
3.6 V
EEPROM
-40 °C
3 V
Surface Mount
10000
104
256
144
208
144
3.3 V
10 ns
No
No
Non-Compliant
8542390000, 8542390000|8542390000|8542390000|8542390000|8542390000
500 µm
20 mm
From initial concept to final product, we ensure seamless support at every stage of your manufacturing journey.